

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
3 January 2003 (03.01.2003)

PCT

(10) International Publication Number  
WO 03/001671 A2

- (51) International Patent Classification<sup>7</sup>: H03K
- (21) International Application Number: PCT/US02/19677
- (22) International Filing Date: 21 June 2002 (21.06.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
60/299,986 21 June 2001 (21.06.2001) US  
60/310,346 6 August 2001 (06.08.2001) US
- (71) Applicant: AMBERWAVE SYSTEMS CORPORATION [US/US]; 13 Garabedian Drive, Salem, NH 03079 (US).
- (72) Inventors: LEITZ, Christopher, W.; 1 Clocktower Place, Apt. 225, Nashua, NH 03060 (US). LEE, Minjoo, L.; 45 Inman Street, Cambridge, MA 02139 (US). FITZGERALD, Eugene, A.; 7 Camelot Road, Windham, NH 03087 (US).
- (74) Agent: FAIRCHILD, Brian, A.; Testa, Hurwitz & Thibault, LLP, High Street Tower, 125 High Street, Boston, MA 02110 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**  
— *without international search report and to be republished upon receipt of that report*
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

WO 03/001671 A2

(54) Title: IMPROVED ENHANCEMENT OF P-TYPE METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS

(57) Abstract: A structure includes a tensile strained layer disposed over a substrate, the tensile strained layer having a first thickness. A compressed layer is disposed between the tensile strained layer and the substrate, the compressed layer having a second thickness. The first and second thicknesses are selected to define a first carrier mobility in the tensile strained layer and a second carrier mobility in the compressed layer.

## IMPROVED ENHANCEMENT OF P-TYPE METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS

### Related Applications

This application claims the benefit of U.S. Provisional Application 60/299,986, filed June 21, 2001, and U.S. Provisional Application 60/310,346, filed August 6, 2001, the entire disclosures of which are hereby incorporated by reference herein.

5

### Field of the Invention

This invention relates generally to semiconductor structures and particularly to semiconductor structures formed on strained semiconductor layers.

### Background

10 Relaxed silicon-germanium (SiGe) virtual substrates with low defect densities are an advantageous platform for integration of high-speed heterostructure metal-oxide-semiconductor field-effect transistors (MOSFETs) onto silicon substrates. Enhanced performance of n-type MOSFETs (NMOS transistors) has been demonstrated with heterojunction MOSFETs built on substrates having strained silicon (Si) and relaxed SiGe layers. Tensile strained silicon greatly enhances electron mobilities. NMOS devices with strained silicon surface channels, therefore, 15 have improved performance with higher switching speeds. Hole mobilities are enhanced in tensile strained silicon as well, but to a lesser extent for strain levels less than approximately 1.5%. Accordingly, equivalent enhancement of p-type MOS (PMOS) device performance in such surface-channel devices presents a challenge.

20 In bulk Si, the ratio of electron mobility to hole mobility is approximately 2. Therefore, even with symmetric mobility enhancements over bulk Si, hole mobility in strained Si PMOS devices is still considerably lower than electron mobility in strained Si NMOS devices. Low hole mobilities require increased PMOS gate widths to compensate for the reduced drive currents of PMOS devices. The resulting increased chip area taken up by PMOS devices consumes valuable device space, while the mismatch in NMOS and PMOS areas reduces logic speed 25 through capacitive delays. Symmetric current drive from NMOS and PMOS, theoretically attainable through symmetric, i.e., equal, electron and hole mobilities would eliminate this source of capacitive delay, thereby increasing overall circuit speed. Device heterostructures with symmetric electron and hole mobilities, however, are not yet available. These factors encourage

circuit designers to avoid PMOS in logic circuits whenever possible.

High mobility layers offer improvements for PMOS design. A promising route for integration of high hole mobility devices with high electron mobility strained Si NMOS devices is through the use of buried, compressively strained  $\text{Si}_{1-y}\text{Ge}_y$  layers and surface strained Si layers, grown on a relaxed  $\text{Si}_{1-x}\text{Ge}_x$  virtual substrate ( $x < y$ ), hereafter referred to as "dual channel heterostructures." Dual channel heterostructures allow simultaneous integration of hole and electron channel devices within the same layer sequence. While the high mobility of compressively strained Ge-rich hole channels in modulation doped layers has been well documented, devices based upon these layers are typically Schottky-gated and depletion mode, both of which are incompatible with mainstream Si CMOS schemes.

Theoretical and experimental results, however, indicate that dual channel structures provide worthwhile PMOS device performance without the need for modulation doping, while retaining a high quality silicon/silicon dioxide ( $\text{Si}/\text{SiO}_2$ ) interface. For example, the combination of a buried compressively strained  $\text{Si}_{0.17}\text{Ge}_{0.83}$  channel and a surface tensile strained Si channel provides room temperature hole mobilities of over  $700 \text{ cm}^2/\text{V-s}$  (see, e.g., G. Hoeck et al., *Appl. Phys. Lett.*, 76:3920, 2000, incorporated herein by reference). This concept has also been extended to pure Ge channel MOSFETs, in which even higher hole mobility enhancements have been attained (see, e.g., M.L. Lee, et al., *Applied Physics Letters* 79:3344, 2001, incorporated herein by reference). Furthermore, simulations reveal that electron mobility in the strained Si surface channel is not degraded by the presence of the buried SiGe layer, making this structure suitable for both electron and hole channel devices (see, e.g., M.A. Armstrong, Ph.D. Thesis, MIT, 1999).

#### Summary

Through design of channel engineering parameters, such as buried channel composition and surface channel thickness, a wide range of performance enhancements in dual channel heterostructure-based PMOS devices is possible. In some embodiments, the presence of a buried compressively strained SiGe channel eliminates parasitic conduction of holes through the low-mobility relaxed SiGe virtual substrate. By maximizing band offsets between the surface channel and the buried channel, hole conduction through the high mobility buried channel is maximized at low vertical fields. Reduction of the strained Si surface channel thickness prevents hole occupation in the strained Si surface channel at high vertical fields, preserving low-field hole mobility enhancements.

In an aspect, the invention features a structure having a tensile strained layer disposed over a substrate, the tensile strained layer having a first thickness. The structure also has a compressed layer disposed between the tensile strained layer and the substrate, the compressed layer having a second thickness. The first and second thicknesses are selected to define a first carrier mobility in the tensile strained layer and a second carrier mobility in the compressed layer.

One or more of the following features may also be included. The first carrier mobility may include an electron mobility and the second carrier mobility may include a hole mobility. The first and second thicknesses may be selected to maximize an average carrier mobility. The tensile strained layer may include Si. The compressed layer may include  $\text{Si}_{1-y}\text{Ge}_y$ . An insulating layer may be disposed between the substrate and the compressed layer.

A relaxed layer may be disposed between the tensile strained layer and the substrate, the relaxed layer including  $\text{Si}_{1-x}\text{Ge}_x$ ,  $x$  being less than  $y$ . The germanium contents  $y$  and  $x$  may be selected to define the second carrier mobility in the compressed layer and/or to maximize an average carrier mobility. A graded layer may be disposed over the substrate, the graded layer including SiGe.

A transistor may be disposed on the tensile strained layer. The transistor may include: (i) a gate dielectric portion disposed over a portion of the tensile strained layer; (ii) a gate disposed over the first gate dielectric; and (iii) a source and a drain disposed in a portion of the tensile strained layer and proximate the gate dielectric. Application of an operating voltage to the gate results in the population of the tensile strained layer and compressed layer by charge carriers, such as electrons or holes.

In another aspect, the invention features a structure including a compressed semiconductor layer disposed over a substrate, and a tensile strained layer disposed over at least a portion of the compressed layer. The structure also includes a p-type metal-oxide-semiconductor (PMOS) transistor having (i) a dielectric layer disposed over a portion of the tensile strained layer; (ii) a gate disposed over a portion of the dielectric layer, the gate including a first conducting layer; and (iii) a first source and a first drain disposed in a portion of the tensile strained layer and proximate the gate dielectric portion, the first source and first drain including p-type dopants. The PMOS transistor has a first hole mobility enhancement, the first hole mobility enhancement decreasing at a slower rate as a function of increasing vertical field than a second hole mobility of a PMOS transistor formed on a second substrate including a strained silicon layer, the second substrate being substantially free of a compressed layer.

The following feature may also be included. The slower rate of the first hole mobility enhancement decrease as a function of increasing vertical field may be approximately zero.

In yet another aspect, the invention features a structure including a compressed semiconductor layer disposed over a substrate and a tensile strained layer disposed over at least a first portion of the compressed layer. The structure also includes a p-type metal-oxide-semiconductor (PMOS) transistor having (i) a first gate dielectric portion disposed over a second portion of the compressed layer, (ii) a first gate disposed over the first gate dielectric portion, the first gate including a first conducting layer, and (iii) a first source and a first drain disposed in a region of the compressed semiconductor layer and proximate the first gate dielectric portion, the first source and first drain including p-type dopants. The structure also includes an n-type metal-oxide-semiconductor (NMOS) transistor having (i) a second gate dielectric portion disposed over a portion of the tensile strained layer, (ii) a second gate disposed over the second gate dielectric portion, the second gate including a second conducting layer, and (iii) a second source and a second drain disposed in a region of the tensile strained layer and proximate the second gate dielectric portion, the second source and second drain including n-type dopants. During operation of the PMOS transistor, holes travel from the first source to the first drain through a channel including the second compressed layer portion disposed under the first gate and during operation of the NMOS transistor, electrons travel from the second source to the second drain through a channel including the tensile layer portion disposed under the second gate.

One or more of the following features may also be included. The second portion of the compressed layer may be substantially separate from the first portion, such that the first gate dielectric portion is in contact with the second portion of the compressed layer. The second portion of the compressed layer may include the first portion of the compressed layer and the first gate dielectric portion may be disposed over a second portion of the tensile strained layer. The PMOS transistor may have a p-type carrier mobility enhancement with respect to a PMOS transistor formed in bulk silicon, and the NMOS transistor may have an n-type carrier mobility enhancement with respect to an NMOS transistor formed in bulk silicon, with the enhancement of p-type carrier mobility being at least approximately equal to the enhancement of n-type carrier mobility. The PMOS transistor may have a p-type carrier mobility, NMOS transistor may have an n-type carrier mobility, and a ratio of the n-type carrier mobility to the p-type carrier mobility may be less than approximately 2.

In another aspect, the invention features a method for forming a structure, including forming a compressed layer over a substrate, the compressed layer having a first thickness, and

forming a tensile strained layer over the compressed layer, the tensile strained layer having a second thickness. Forming the compressed and tensile strained layers includes selecting the first and second thicknesses to define a first carrier mobility in the compressed layer and a second carrier mobility in the tensile strained layer.

- 5           One or more of the following features may be included. The compressed layer may include Ge. The tensile strained layer may include Si.

          In yet another aspect, the invention features a method for forming a structure, including forming a compressed layer over a substrate, and forming a tensile strained layer over at least a portion of the compressed layer. The method also includes forming a p-type metal-oxide-  
10   semiconductor (PMOS) transistor by (i) forming a dielectric layer over a portion of the tensile strained layer, (ii) forming a gate over a portion of the dielectric layer, the gate including a conducting layer; and (iii) forming a source and a drain in a portion of the tensile strained layer and proximate the gate dielectric portion, the first source and first drain including p-type dopants. Forming the compressed and tensile strained layers and PMOS transistor includes  
15   selecting layer and transistor components such that applying an operating voltage to the gate populates a region of the tensile strained layer and a region of the compressed layer with a plurality of charge carriers.

          In a another aspect, the invention features a method for forming a structure, the method including forming a relaxed semiconductor layer over a substrate, forming a compressed  
20   semiconductor layer over at least a portion of the relaxed semiconductor layer, and forming a tensile strained layer over at least a portion of the compressed layer. A p-type metal-oxide-semiconductor (PMOS) transistor is formed by (i) forming a dielectric layer over a portion of the tensile strained layer, (ii) forming a gate over a portion of the dielectric layer, the gate including a first conducting layer; and (iii) forming a first source and a first drain in a portion of the tensile  
25   strained layer and proximate the gate dielectric portion, the first source and first drain including p-type dopants. Forming the relaxed, compressed, and tensile strained layers and the PMOS transistor include selecting layer and transistor components such that the PMOS transistor has a first hole mobility enhancement, the first hole mobility enhancement decreasing at a slower rate as a function of increasing vertical field than a second hole mobility of a PMOS transistor  
30   formed on a second substrate including a strained silicon layer, the second substrate being substantially free of a compressed layer.

          The following feature may also be included. The first hole mobility enhancement decrease as a function of increasing vertical field may be approximately zero.

In another aspect, a method for forming a structure includes forming a compressed semiconductor layer over a substrate and forming a tensile strained layer over at least a first portion of the compressed layer. A p-type metal-oxide-semiconductor (PMOS) transistor is formed by (i) forming a first gate dielectric portion over a second portion of the compressed layer, (ii) forming a first gate over the first gate dielectric portion, the first gate including a first conducting layer, and (iii) forming a first source and a first drain in a region of the compressed semiconductor layer and proximate the first gate dielectric portion, the first source and first drain including p-type dopants. An n-type metal-oxide-semiconductor (NMOS) transistor may be formed by (i) forming a second gate dielectric portion over a portion of the tensile strained layer, (ii) forming a second gate over the second gate dielectric portion, the second gate including a second conducting layer, and (iii) forming a second source and a second drain in a region of the tensile strained layer and proximate the second gate dielectric portion, the second source and second drain including n-type dopants. During operation of the PMOS transistor, holes travel from the first source to the first drain through a channel including the second compressed layer portion disposed under the first gate and during operation of the NMOS transistor, electrons travel from the second source to the second drain through a channel including the tensile layer portion disposed under the second gate.

#### Brief Description of Figures

Figures 1 – 7 are a series of schematic cross-sectional views of a semiconductor substrate illustrating a process for fabricating a semiconductor structure on the substrate;

Figure 8 is a plot of effective hole mobility vs. effective vertical field for dual channel heterostructure PMOSFETs under constant strain;

Figure 9 is a plot of normalized hole mobility enhancement over bulk Si versus vertical field for strained silicon structures with and without a compressed SiGe layer;

Figure 10 illustrates the energy band for the semiconductor substrate shown in Figures 1 – 7;

Figure 11 illustrates the energy band for the semiconductor substrate of Figure 10 capped by an oxide layer;

Figure 12 illustrates energy bands for a PMOS transistor with low and high effective vertical fields; and

Figure 13 illustrates energy bands for a PMOS transistor having varying Ge content in a compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer.

Detailed Description

Referring to Figure 1, which illustrates a structure amenable to use with the present invention, a substrate 10 is made of a semiconductor, such as silicon. Several layers collectively indicated at 11 are formed on substrate 10. Layers 11 may be grown in a chemical vapor deposition (CVD) system.

Layers 11 include a graded SiGe layer 12 disposed over substrate 10. Graded SiGe layer 12 has a grading rate of, for example, 10% Ge per micrometer ( $\mu\text{m}$ ) of thickness, and a thickness  $T_1$  of, for example, 2 - 9  $\mu\text{m}$ , and is grown, for example, at 600 - 900 °C. A relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14 is disposed over graded SiGe layer 12. Relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14 has a uniform composition and contains, for example, 20 - 90% Ge and has a thickness  $T_2$  of, e.g., 0.2 - 2  $\mu\text{m}$ . In an embodiment,  $T_2$  is 1.5  $\mu\text{m}$ . A virtual substrate 15 includes relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14 and graded SiGe layer 12.

A compressed layer 16, under compressive strain, is disposed over relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14. In an embodiment, compressed layer 16 includes  $\text{Si}_{1-y}\text{Ge}_y$ . Compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 has a Ge content (y) higher than the Ge content (x) of relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14. Compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 contains, for example, 40 - 100% Ge and has a thickness  $T_3$  of, e.g., 10 - 200 angstroms ( $\text{\AA}$ ). In an embodiment, compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 thickness  $T_3$  is approximately 100  $\text{\AA}$ .

A tensile strained layer 18 is disposed over compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, sharing an interface 19 with compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. In an embodiment, tensile strained layer 18 is formed of silicon. Tensile strained Si layer 18 has a starting thickness  $T_4$  of, for example, 50 - 300  $\text{\AA}$ . In an embodiment, starting thickness  $T_4$  is approximately 200  $\text{\AA}$ .

Substrate 10 with layers 11 typically has a threading dislocation density of  $10^5/\text{cm}^2$ . A suitable substrate 10 with layers 11 can be readily obtained from, e.g., IQE Silicon Compounds, Ltd., UK.

The requirements for attaining planar  $\text{Si}_{1-y}\text{Ge}_y$  layers 16 and an acceptably high growth rate for the strained Si layer 18 via CVD are sometimes mutually exclusive. In an embodiment, device layers 20, including compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and tensile strained Si layer 18, may be deposited at a temperature that permits deposition of planar  $\text{Si}_{1-y}\text{Ge}_y$  layers 16 and simultaneously provides an acceptably high growth rate, e.g.,  $> 0.01 \text{ \AA/s}$ , for the strained silicon layer 18. This temperature may be, e.g. 550 °C in ultrahigh vacuum chemical vapor deposition using  $\text{SiH}_4$  and  $\text{GeH}_4$  source gases. This embodiment may be especially suitable for compressed  $\text{Si}_{1-y}\text{Ge}_y$  layers 16 with relatively low Ge content, e.g.,  $y \sim 0.6$ , under relatively light compressive



strain, e.g.,  $y - x \approx 0.2$ . In an alternative embodiment, compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 may be deposited at a low enough temperature to permit deposition of planar  $\text{Si}_{1-y}\text{Ge}_y$  layers but may not provide a suitable high growth rate for strained silicon layer 18. This deposition temperature may be, e.g., 400 °C in ultrahigh vacuum chemical vapor deposition using  $\text{SiH}_4$  and  $\text{GeH}_4$  source gases. The strained silicon layer 18 may then be grown by a two step process, in which the silicon gas precursor, e.g.,  $\text{SiH}_4$ , is flowed while the growth temperature is slowly raised to a final desired temperature in which the silicon growth rate is acceptably high (e.g. 550 °C in ultrahigh vacuum chemical vapor deposition using  $\text{SiH}_4$  and  $\text{GeH}_4$  source gases). This step allows enough silicon to deposit at low temperature to help stabilize the compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 against strain-induced undulations. Then, deposition of tensile strained Si layer 18 may be completed at the final deposition temperature, e.g., 550 °C in ultrahigh vacuum chemical vapor deposition using  $\text{SiH}_4$  and  $\text{GeH}_4$  source gases. In some embodiments, both  $T_3$  of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and  $T_4$  of tensile strained Si layer 18 are 85 Å.

A PMOS transistor and an NMOS transistor are fabricated on substrate 10 and layers 11 as described below with reference to Figures 2 - 7. Referring to Figure 2, a first masking layer 21, such as a pad silicon dioxide layer, hereinafter referred to as pad oxide 21, is deposited over tensile strained Si layer 18 by a deposition method such as low-pressure chemical vapor deposition (LPCVD). Pad oxide 21 has a thickness  $T_5$  of, e.g., 100 Å. Subsequently, a second masking layer 22, such as a masking silicon nitride layer, hereinafter referred to as masking nitride 22, is deposited over pad oxide 21 by a deposition method such as plasma enhanced chemical vapor deposition (PECVD). Masking nitride 22 has a thickness  $T_6$  of, for example, 500 - 1000 Å.

Referring to Figure 3, a photoresist layer is deposited over a top surface 24 of masking nitride 22 and patterned to form a photoresist mask 26. Photoresist mask 26 exposes top surface 24 of a first portion 28 of masking nitride 22 disposed over a first region 30 of substrate 10 and layers 11. A device such as a PMOS transistor may be formed in first region 30 with subsequent processing (see, e.g., PMOS transistor 60 in Figure 7). Photoresist mask 26 covers top surface 24 of a second portion 32 of masking nitride 22 disposed over a second region 34 of substrate 10 and layers 11, including tensile strained Si layer 18. A device, such as an NMOS transistor, may be formed in second region 34 with subsequent processing (see, e.g., NMOS transistor 62 in Figure 7).

Referring to Figure 3 and also to Figure 4, first masking nitride portion 28 and a first portion 38 of pad oxide 21 underneath first masking nitride portion 28 are both removed, leaving

behind second masking nitride portion 32 and a second portion 40 of pad oxide 21 that are protected by photoresist mask 26. Specifically, exposed first masking nitride portion 28 may be removed by a removal process such as a reactive ion etch (RIE) using gases such as a combination of nitrogen trifluoride, ammonia, and oxygen, or a combination of hydrogen  
5 bromide, chlorine, and oxygen. First pad oxide portion 38 may be removed by a wet etch that is selective to silicon, such as a hydrofluoric acid etch. The removal of pad oxide portion 38 exposes a portion 41 of tensile strained Si layer 18. Ions are introduced into areas not covered by photoresist mask 26, including first region 30, to form a well 36, defined, for purposes of illustration, by the boundary 36b. For example, n-type ions, such as phosphorus, are implanted  
10 to form well 36 for a PMOS transistor. The dosage and energy of the phosphorus ion implantation is, for example, 400 keV with  $1.5 \times 10^{13}$  atoms/cm<sup>2</sup>. After the selective removal of first portions 28, 38 of masking nitride 22 and pad oxide 21 and the formation of well 36, photoresist mask 26 is removed by a stripping process such as a dry strip in an oxygen plasma.

Referring to Figure 4 and also to Figure 5, portion 32 of masking nitride layer 22 in  
15 region 34 is removed by, for example, an RIE process. Subsequently, portion 40 of pad oxide 21 is removed with an oxide etch selective to silicon, such as a hydrofluoric acid etch.

Referring to Figure 6, a gate dielectric layer 48 is formed on a top surface 49 of tensile strained Si layer 18. Gate dielectric layer 48 is, for example, a gate oxide such as silicon dioxide (SiO<sub>2</sub>) having a thickness  $T_7$  of approximately 10 - 100 Å. A conducting layer 50 such as doped  
20 polysilicon, is deposited over gate dielectric layer 48.

Referring to Figure 6 and also to Figure 7, conducting layer 50 is patterned by, for example, photolithography and etching, to define a first gate 52 in first region 30 and a second gate 54 in second region 34. First gate 52 is, for example, a gate for a PMOS transistor 60 and second gate 54 is, for example, a gate for an NMOS transistor 62. A first source 64 and a first  
25 drain 66 (defined for purposes of illustration, by the interior boundaries) are formed in first region 30, proximate first gate 52. First source 64 and first drain 66 can be formed by the implantation of p-type ions, such as boron. PMOS transistor 60 includes first source 64, first drain 66, first gate 52 and a first dielectric layer portion 48a. A second source 68 and a second drain 70 (defined for purposes of illustration, by the interior boundaries) are formed in second  
30 region 34, proximate second gate 54. Second source 68 and second drain 70 may be formed by the implantation of n-type ions, such as phosphorus. NMOS transistor 62 includes second source 68, second drain 70, second gate 54, and a second dielectric layer portion 48b.

In some embodiments, during operation of PMOS transistor 60, holes travel from first source 64 to first drain 66 through a channel including a portion of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, disposed under first gate 52. During operation of NMOS transistor 62, electrons travel from second source 68 to second drain 70 through a channel including a portion of tensile strained Si layer 18 disposed under second gate 54.

Referring to Figure 1 and 7 and also to Figure 8, the performance enhancement provided by dual channel heterostructures may be quantified by correlating the variation of effective carrier mobility to the effective vertical field. The term "mobility" describes the velocity of carriers under an applied electric field and is directly proportional to the mean scattering time of carriers. The actual value of drift mobility in a MOSFET (hereafter referred to as "effective mobility") takes into account the change in scattering time with an electric field (hereafter referred to as "effective vertical field") experienced by carriers in an inversion layer. Effective vertical field takes into account various charges in the semiconductor. In particular, the semiconductor has a bulk depletion charge and an inversion layer charge. The bulk depletion charge is set by substrate doping and is independent of the applied gate voltage, while the inversion layer charge increases with the applied gate voltage. Thus, increased gate voltages lead to increased vertical fields, and the two may be viewed as equivalent. Increases in carrier mobility indicate an increase in switching speed in MOSFETs. Changes in mobility enhancements of carriers in dual channel heterostructures over bulk silicon with changing effective vertical field thus signify different performance enhancements.

In Figure 8, effective hole mobilities versus effective vertical fields are plotted for dual channel heterostructure PMOSFETs under constant strain. For all dual channel heterostructures in this plot,  $y - x = 0.3$ . The compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 composition ( $y$ ) is indicated for each curve. In these embodiments, all compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and tensile strained Si layer 18 thicknesses ( $T_3$  and  $T_4$ ) are approximately 85 Å. For the sake of comparison, effective hole mobility in a strained Si PMOSFET on a 30% Ge virtual substrate, with a tensile strained Si layer 18 thickness of 150 Å is also given on this plot. All of these dual channel heterostructures display significant improvements in hole mobility over conventional strained Si PMOSFETs. Ge content  $x$  and  $y$  in compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14 may be selected to define hole as well as electron mobility in tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. Carrier mobility is a function of strain, and here, strain is defined by the difference in Ge content between compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14, i.e., the difference  $y - x$ . The Ge contents  $x$  and  $y$  may be selected to maximize an average

carrier mobility in tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. In particular, an embodiment in which the heterostructure has an 80% Ge (i.e.,  $y = 0.8$ ) channel on a 50% virtual substrate 15 (i.e.,  $x = 0.5$ ) displays significant improvements in hole mobility over the entire field range tested. Furthermore, at low vertical fields, electron and hole mobility in this  
5 embodiment are within 25% of each other. As seen in Figure 8, selection of proper compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 composition provides performance improvement in PMOSFETs. Moreover, by using a dual channel configuration, one may achieve more symmetric carrier mobilities (reducing the ratio of electron to hole mobility to less than 2), and therefore more symmetric current drive, both of which are enhanced with respect to bulk Si.

10 Referring to Figures 1 and 7 as well as Figure 9, hole mobility enhancements in PMOS structures including strained Si are compared to hole mobilities in PMOS structures formed in bulk Si, as a function of increasing vertical field. The strained Si devices include (i) a PMOS dual channel heterostructure, e.g, transistor 60 with tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and (ii) a strained Si PMOS device, i.e., tensile strained Si layer 18 without  
15 compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 but including relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14. Figure 9 illustrates the ratio of hole mobility enhancement at a particular vertical field to the maximum hole mobility enhancement attained for each type of heterostructure (i) and (ii). In other words, Figure 9 compares the rate degradation of hole mobility enhancement factors in (i) dual channel heterostructure PMOS devices and (ii) strained Si PMOS devices. The data illustrates hole  
20 mobility enhancements for PMOS devices having compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 with  $y = 1$  and relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14 with  $x = 0.7$ . This figure clearly illustrates that hole mobility enhancements may be maintained more readily in a dual channel heterostructure such as transistor 60. Further, referring also to Figure 8, in dual channel heterostructures, not only are hole mobilities enhanced with respect to devices formed in substrates 10 with tensile strained Si  
25 layer 18 and without compressed  $\text{Si}_{1-y}\text{Ge}_y$  layers 16, but also the dual channel heterostructure hole mobility enhancements degrade less with higher effective fields. -

Referring to Figure 10, carriers have equilibrium distributions in substrate 10 with layers 11, i.e., graded SiGe layer 12, relaxed SiGe layer 14, compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, and tensile strained Si layer 18. More specifically, referring to energy band structure 98 with conduction  
30 energy band  $E_C$  and valence band  $E_V$ , a plurality of holes 100 (p-type carriers) is located in compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and a plurality of electrons 102 (n-type carriers) is located in tensile strained Si layer 18.

Generally, energy band structure 98 and associated valence band offsets 104 are applicable to any layer structure featuring compressively strained  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and tensile strained Si layer 18. The strain in these layers 16, 18 provides the energy band offsets that serve as potential wells for the carriers. The magnitude of the valence offset between the layers, i.e., virtual substrate 15, compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, and tensile strained Si layer 18, is determined by the differences in composition between these layers. This analysis assumes channel thicknesses are such that the wavefunctions of electrons and holes can be confined.

By applying a voltage through a gate dielectric, the underlying channel conductivity may be modulated and the distribution of holes in the semiconductor layer may be altered. Referring to Figure 11, gate dielectric layer 40 is disposed over layers 11. Applying a voltage through gate dielectric layer 40 allows one to modulate hole 100 population distribution between compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and tensile strained Si layer 18 (see energy band 110) in, for example, PMOS transistor 60 (see Figures 7 and 12). The distribution of electrons 102 is not affected by the presence of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, and remains substantially the same as in strained-silicon NMOS devices.

Referring to Figure 12, PMOS transistor 60 and NMOS transistor 62 are formed on layers 11 disposed over substrate 10, as discussed above with reference to Figures 1 - 7. Energy band 120 illustrates hole 100 population during low vertical field operation, e.g., an effective field of about 0.3 MV/cm, or, for example, a low voltage 52v applied to gate 52 of PMOS transistor 60. Low voltage 52v may be, for example, 100 mV above a threshold voltage of PMOS transistor 60 of, e.g., 300 mV. In this embodiment, holes 100 are confined to a buried strained SiGe channel, i.e., compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. Energy band 130 illustrates hole 100 population during high vertical field operation, e.g., an effective field of about 0.8 MV/cm or, for example, a high voltage 52v of about 1.5 V is applied to gate 52 of PMOS transistor 60. In this embodiment, holes 100 populate both channels, i.e., tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. Having holes 100 in both tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 provides normal operation of digital transistor 60 at high voltage, i.e., high field. Population in both layers results in an average mobility determined by the mobility of holes in each layer and the distribution of holes between the layers. The optimization of the average mobility of carriers in compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and tensile strained Si layer 18 will result in operating conditions with high drain currents, thus enabling fast switching. Application of voltage 52v to gate 52 results in electron population in tensile strained Si layer 18 or in both tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16.

In conventional strained Si PMOS transistors, i.e., devices formed on substrates without compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, holes 100 are present in a tensile strained Si layer 18 during high field operation, but the hole wave function extends into the SiGe virtual substrate 15 because of the light out-of-plane effective mass of holes in strained Si. The virtual substrate has a lower hole mobility than strained silicon, and thus the mixture of layers populated by holes lowers overall hole mobility.

On the other hand, the presence of a compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 in dual channel heterostructures, e.g., PMOS transistor 60, changes this hole distribution. Now band offsets confine holes and prevent their wavefunction from "leaking" into virtual substrate 15. Even though some holes 100 overcome the  $\text{Si}_{1-y}\text{Ge}_y/\text{Si}$  valence band offset and are pulled to a surface 140, hole wavefunctions now populate high mobility strained Si layer 18 and even higher mobility compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. Thus, the compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 allows the widely spread hole wavefunction to sample layers with higher mobilities, i.e., compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 enhances hole confinement and boosts hole mobility.

Referring to Figure 12 and again to Figures 1 and 10, changing channel thickness, i.e., changing thickness  $T_4$  of tensile strained Si layer 18 and thickness  $T_3$  of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, provides a method for engineering high field hole population. When tensile strained Si layer 18 is sufficiently thick, the majority of the hole wavefunction is pulled into tensile strained Si layer 18 as effective field increases, i.e., as band offset is overcome. In this case, the hole mobility is approximately equal to hole mobility in strained silicon layer 18. If tensile strained Si layer 18 is sufficiently thin, the majority of the hole wavefunction cannot sample tensile strained Si layer 18 regardless of vertical field. In this case, the hole mobility is approximately equal to hole mobility in compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. The marked difference between low and high field operation is, therefore, blurred by using a thin Si surface channel. Thickness  $T_4$  of tensile strained Si layer 18 and thickness  $T_3$  of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 may be selected to define hole mobilities in tensile strained Si layer 18 and compressed layer 16. These thicknesses  $T_3$  and  $T_4$  may also be selected to maximize the average of the hole mobilities in tensile strained Si 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16.

A similar approach may be used to select thickness  $T_4$  of tensile strained Si layer 18 and thickness  $T_3$  of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 to define electron mobilities in the tensile strained Si layer 18 and the compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. When tensile strain silicon layer 18 is sufficiently thick, a majority of the electron wavefunction is present in the tensile strained Si layer 18. When tensile strained Si layer 18 is sufficiently thin, the electron wavefunction cannot

be confined within tensile strained Si layer 18 and the majority of the wavefunction is present in the compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. Therefore, thicknesses  $T_3$  and  $T_4$  may be selected to define electron mobilities in tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. These thicknesses  $T_3$  and  $T_4$  may also be selected to maximize the average of the electron mobilities in tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16.

Referring to Figure 13, changing Ge composition of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, i.e., changing  $y$ , changes the valence band offset 200 between the compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 and tensile strained Si layer 18. This valence band offset 200 is the energy a hole must overcome to shift from compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 to tensile strained Si layer 18. The valence band offset 200, therefore, is an indicator of whether holes populate compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 or tensile strained Si layer 18. Applying a field to tensile strained Si layer 18 and compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16 shifts the valence band of each layer upward, with the  $E_v$  of tensile strained Si layer 18 rising at a faster rate than the  $E_v$  of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16. Holes will occupy tensile strained Si layer 18 when its  $E_v$  is higher than the  $E_v$  of compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, i.e., at the threshold point when device operation shifts between low-field and high-field operation. In some embodiments, substrate 10 with layers 11 (see, e.g., Figure 1) may be a SiGe-on-insulator substrate, with a buried insulator layer separating include an oxide layer (not shown) disposed between substrate 10 and relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 14. A suitable substrate including layers 11 and oxide layer may be produced using a combination of wafer bonding and ultrahigh vacuum chemical vapor deposition, as described, for example, by Cheng, et al., PCT Application No. PCT/US01/41680, International Publication No. WO 02/15244, 2002, incorporated herein by reference, and Cheng et al., *Journal of Electronic Materials*, 30:12, 2001, incorporated herein by reference. Here, graded SiGe layer 12 is optional.

In alternative embodiments, the compressed layer 16 may include semiconductor materials such as GaAs, InGaAs, InP, InGaP and other alloys thereof. In some embodiments, the tensile strained layer 18 may include semiconductor materials such as GaAs, InGaAs, InP, InGaP and other alloys thereof.

In some embodiments, transistors, such as PMOSFETS, may be formed directly on compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16, in a portion of a substrate substantially free of tensile strained Si layer 18 over compressed  $\text{Si}_{1-y}\text{Ge}_y$  layer 16.

The invention may be embodied in other specific forms without departing from the spirit of essential characteristics thereof. The foregoing embodiments are therefore to be considered in all respects illustrative rather than limiting on the invention described herein. Scope of the

invention is thus indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are intended to be embraced therein.

What is claimed is:



Claims

- 1 1. A structure comprising:
  - 2 a tensile strained layer disposed over a substrate, the tensile strained layer having a first
  - 3 thickness; and
  - 4 a compressed layer disposed between the tensile strained layer and the substrate, the
  - 5 compressed layer having a second thickness,
  - 6 wherein the first and second thicknesses are selected to define a first carrier mobility in
  - 7 the tensile strained layer and a second carrier mobility in the compressed layer.
- 1 2. The structure of claim 1, wherein the first carrier mobility comprises an electron mobility
- 2 and the second carrier mobility comprises a hole mobility.
- 1 3. The structure of claim 1, wherein the first and second thicknesses are selected to
- 2 maximize an average carrier mobility.
- 1 4. The structure of claim 1, wherein the tensile strained layer comprises Si.
- 1 5. The structure of claim 1, wherein the compressed layer comprises  $\text{Si}_{1-y}\text{Ge}_y$ .
- 1 6. The structure of claim 5 further comprising:
  - 2 a relaxed layer disposed between the tensile strained layer and the substrate, the relaxed
  - 3 layer including  $\text{Si}_{1-x}\text{Ge}_x$ , x being less than y.
- 1 7. The structure of claim 6, wherein germanium contents y and x are selected to define the
- 2 second carrier mobility in the compressed layer.
- 1 8. The structure of claim 6, wherein germanium contents y and x are selected to maximize
- 2 an average carrier mobility.
- 1 9. The structure of claim 6 further comprising:
  - 2 a graded layer disposed over the substrate, the graded layer including SiGe.
- 1 10. The structure of claim 1 further comprising:
  - 2 an insulating layer disposed between the substrate and the compressed layer.
- 1 11. The structure of claim 10, wherein the insulating layer comprises silicon dioxide.
- 1 12. The structure of claim 1 further comprising:
  - 2 a transistor disposed on the tensile strained layer, the transistor including:
    - 3 (i) a gate dielectric portion disposed over a portion of the tensile strained layer;
    - 4 (ii) a gate disposed over the first gate dielectric; and
    - 5 (iii) a source and a drain disposed in a portion of the tensile strained layer and
    - 6 proximate the gate dielectric,

7 wherein application of an operating voltage to the gate results in the population of the  
8 tensile strained layer and compressed layer by charge carriers.

1 13. The structure of claim 12, wherein the charge carriers comprise electrons.

1 14. The structure of claim 12, wherein the charge carriers comprise holes.

1 15. A structure comprising:

2 a compressed semiconductor layer disposed over a substrate;

3 a tensile strained layer disposed over at least a portion of the compressed layer; and

4 a p-type metal-oxide-semiconductor (PMOS) transistor including:

5 (i) a dielectric layer disposed over a portion of the tensile strained layer;

6 (ii) a gate disposed over a portion of the dielectric layer, the gate comprising a first  
7 conducting layer; and

8 (iii) a first source and a first drain disposed in a portion of the tensile strained layer and  
9 proximate the gate dielectric portion, the first source and first drain comprising p-type dopants,

10 wherein the PMOS transistor has a first hole mobility enhancement, the first hole  
11 mobility enhancement decreasing at a slower rate as a function of increasing vertical field than a  
12 second hole mobility of a PMOS transistor formed on a second substrate including a strained  
13 silicon layer, the second substrate being substantially free of a compressed layer.

1 16. The structure of claim 15, wherein the slower rate of the first hole mobility enhancement  
2 decrease as a function of increasing vertical field is approximately zero.

1 17. A structure comprising:

2 a compressed semiconductor layer disposed over a substrate;

3 a tensile strained layer disposed over at least a first portion of the compressed layer;

4 a p-type metal-oxide-semiconductor (PMOS) transistor including:

5 (i) a first gate dielectric portion disposed over a second portion of the compressed  
6 layer,

7 (ii) a first gate disposed over the first gate dielectric portion, the first gate  
8 comprising a first conducting layer,

9 (iii) a first source and a first drain disposed in a region of the compressed  
10 semiconductor layer and proximate the first gate dielectric portion, the first source and first drain  
11 including p-type dopants; and

12 an n-type metal-oxide-semiconductor (NMOS) transistor including:

13 (i) a second gate dielectric portion disposed over a portion of the tensile strained  
14 layer,

15 (ii) a second gate disposed over the second gate dielectric portion, the second gate  
16 comprising a second conducting layer,

17 (iii) a second source and a second drain disposed in a region of the tensile strained  
18 layer and proximate the second gate dielectric portion, the second source and second drain  
19 including n-type dopants,

20 wherein during operation of the PMOS transistor, holes travel from the first source to the  
21 first drain through a channel comprising the second compressed layer portion disposed under the  
22 first gate and during operation of the NMOS transistor, electrons travel from the second source  
23 to the second drain through a channel comprising the tensile layer portion disposed under the  
24 second gate.

1 18. The structure of claim 17, wherein the second portion of the compressed layer is  
2 substantially separate from the first portion, such that the first gate dielectric portion is in contact  
3 with the second portion of the compressed layer.

1 19. The structure of claim 17, wherein the second portion of the compressed layer comprises  
2 the first portion of the compressed layer and the first gate dielectric portion is disposed over a  
3 second portion of the tensile strained layer.

1 20. The structure of claim 17, wherein the PMOS transistor has a p-type carrier mobility  
2 enhancement with respect to a PMOS transistor formed in bulk silicon, and the NMOS transistor  
3 has an n-type carrier mobility enhancement with respect to an NMOS transistor formed in bulk  
4 silicon, with the enhancement of p-type carrier mobility being at least approximately equal to the  
5 enhancement of n-type carrier mobility.

1 21. The structure of claim 17, wherein the PMOS transistor has a p-type carrier mobility,  
2 NMOS transistor has an n-type carrier mobility, and a ratio of the n-type carrier mobility to the  
3 p-type carrier mobility is less than approximately 2.

1 22. A method for forming a structure, the method comprising:

2 forming a compressed layer over a substrate, the compressed layer comprising having a  
3 first thickness; and

4 forming a tensile strained layer over the compressed layer, the tensile strained layer  
5 having a second thickness,

6 wherein forming the compressed and tensile strained layers includes selecting the first  
7 and second thicknesses to define a first carrier mobility in the compressed layer and a second  
8 carrier mobility in the tensile strained layer.

1 23. The method of claim 22, wherein the compressed layer comprises Ge.

- 1 24. The method of claim 22, wherein the tensile strained layer comprises Si.
- 1 25. A method for forming a structure, the method comprising:  
2 forming a compressed layer over a substrate;  
3 forming a tensile strained layer over at least a portion of the compressed layer; and  
4 forming a p-type metal-oxide-semiconductor (PMOS) transistor by:  
5 (i) forming a dielectric layer over a portion of the tensile strained layer;  
6 (ii) forming a gate over a portion of the dielectric layer, the gate comprising a  
7 conducting layer; and  
8 (iii) forming a source and a drain in a portion of the tensile strained layer and  
9 proximate the gate dielectric portion, the first source and first drain comprising p-type dopants,  
10 wherein forming the compressed and tensile strained layers and PMOS transistor includes  
11 selecting layer and transistor components such that applying an operating voltage to the gate  
12 populates a region of the tensile strained layer and a region of the compressed layer with a  
13 plurality of charge carriers.
- 1 26. A method for forming a structure, the method comprising:  
2 forming a relaxed semiconductor layer over a substrate;  
3 forming a compressed semiconductor layer over at least a portion of the relaxed  
4 semiconductor layer;  
5 forming a tensile strained layer over at least a portion of the compressed layer; and  
6 forming a p-type metal-oxide-semiconductor (PMOS) transistor by:  
7 (i) forming a dielectric layer over a portion of the tensile strained layer;  
8 (ii) forming a gate over a portion of the dielectric layer, the gate comprising a first  
9 conducting layer; and  
10 (iii) forming a first source and a first drain in a portion of the tensile strained  
11 layer and proximate the gate dielectric portion, the first source and first drain comprising p-type  
12 dopants  
13 wherein forming the relaxed, compressed, and tensile strained layers and the PMOS  
14 transistor includes selecting layer and transistor components such that the PMOS transistor has a  
15 first hole mobility enhancement, the first hole mobility enhancement decreasing at a slower rate  
16 as a function of increasing vertical field than a second hole mobility of a PMOS transistor  
17 formed on a second substrate including a strained silicon layer, the second substrate being  
18 substantially free of a compressed layer.

- 1 27. The method of claim 26, wherein the first hole mobility enhancement decrease as a  
2 function of increasing vertical field is approximately zero.
- 1 28. A method for forming a structure, the method comprising:  
2 forming a compressed semiconductor layer over a substrate;  
3 forming a tensile strained layer over at least a first portion of the compressed layer;  
4 forming a p-type metal-oxide-semiconductor (PMOS) transistor by:  
5 (i) forming a first gate dielectric portion over a second portion of the compressed  
6 layer,  
7 (ii) forming a first gate over the first gate dielectric portion, the first gate  
8 comprising a first conducting layer,  
9 (iii) forming a first source and a first drain in a region of the compressed  
10 semiconductor layer and proximate the first gate dielectric portion, the first source and first drain  
11 including p-type dopants; and  
12 forming an n-type metal-oxide-semiconductor (NMOS) transistor by:  
13 (i) forming a second gate dielectric portion over a portion of the tensile strained  
14 layer,  
15 (ii) forming a second gate over the second gate dielectric portion, the second gate  
16 comprising a second conducting layer,  
17 (iii) forming a second source and a second drain in a region of the tensile strained  
18 layer and proximate the second gate dielectric portion, the second source and second drain  
19 including n-type dopants,  
20 wherein during operation of the PMOS transistor, holes travel from the first source to the  
21 first drain through a channel comprising the second compressed layer portion disposed under the  
22 first gate and during operation of the NMOS transistor, electrons travel from the second source  
23 to the second drain through a channel comprising the tensile layer portion disposed under the  
24 second gate.

1/13




FIG. 1

2/13




FIG. 2

3/13




FIG. 3






FIG. 4




FIG. 5

6/13




FIG. 6

7/13




FIG. 7

8/13




FIG. 8

9/13




FIG. 9

10/13




FIG. 10

11/13




FIG. 11



12/13




FIG. 12

13/13




FIG. 13